




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5 :  G02F 1/136, H05B 33/12		A1	(11) International Publication Number: WO 92/12453  (43) International Publication Date: 23 July 1992 (23.07.92)
(21) International Application Number: PCT/US91/09770	(22) International Filing Date: 31 December 1991 (31.12.91)	(74) Agents: HOOVER, Thomas, O. et al.; Hamilton, Brook, Smith & Reynolds, Two Militia Drive, Lexington, MA 02173 (US).	
(30) Priority data: 636,602 31 December 1990 (31.12.90) US		(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB (European patent), GR (European patent), IT (European patent), JP, LU (European patent), MC (European patent), NL (European patent), SE (European patent).	
(71) Applicant: KOPIN CORPORATION [US/US]; 695 Myles Standish Boulevard, Myles Standish Industrial Park, Taunton, MA 02780 (US).	(72) Inventors: ZAVRACKY, Paul, M. ; 25 Beech Street, Norwood, MA 02062 (US). FAN, John, C., C. ; 881 West Roxbury Parkway, Chestnut Hill, MA 02167 (US). McCLELLAND, Robert ; 50 Barque Hill Drive, Norwell, MA 02061 (US). JACOBSEN, Jeffrey ; 501 Tevis Trail, Hollister, CA 95023 (US). DINGLE, Brenda ; 5 Morgan Lane, Norton, MA 02766 (US). SPITZER, Mark ; 2 Mink Trap Road, Sharon, MA 02067 (US).	Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>	

## (54) Title: SINGLE CRYSTAL SILICON ARRAYED DEVICES FOR DISPLAY PANELS



## (57) Abstract

A display panel is formed using a single crystal thin-film material (15) that may be transferred to substrates for display fabrication. Pixel arrays (22) form light valves or switches that can be fabricated with control electronics (18, 20) in the thin-film material prior to transfer. The resulting circuit panel (14) is then incorporated into a display panel with a light emitting or liquid crystal material to provide the desired display.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MC	Madagascar
AU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN	Guinea	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	RU	Russian Federation
CG	Congo	KP	Democratic People's Republic of Korea	SD	Sudan
CH	Switzerland	KR	Republic of Korea	SE	Sweden
CI	Côte d'Ivoire	LI	Liechtenstein	SN	Senegal
CM	Cameroon	LK	Sri Lanka	SU	Soviet Union
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
DE	Germany	MC	Monaco	TG	Togo
DK	Denmark			US	United States of America

-1-

SINGLE CRYSTAL SILICON ARRAYED DEVICES  
FOR DISPLAY PANELS

Background of the Invention

Flat-panel displays are being developed which 5 utilize liquid crystals or electroluminescent materials to produce high quality images. These displays are expected to supplant cathode ray tube (CRT) technology and provide a more highly defined 10 television picture. The most promising route to large scale high quality liquid crystal displays (LCDs), for example, is the active-matrix approach in which thin-film transistors (TFTs) are co-located with LCD pixels. The primary advantage of the 15 active matrix approach using TFTs is the elimination of cross-talk between pixels, and the excellent grey scale that can be attained with TFT-compatible LCDs.

Flat panel displays employing LCD's generally 20 include five different layers: a white light source, a first polarizing filter that is mounted on one side of a circuit panel on which the TFTs are arrayed to form pixels, a filter plate containing at least three primary colors arranged into pixels, and finally a second polarizing filter. A volume 25 between the circuit panel and the filter plate is filled with a liquid crystal material. This material will rotate the polarization of light when an electric field is applied across it between the circuit panel and a ground affixed to the filter 30 plate. Thus, when a particular pixel of the display

-2-

is turned on, the liquid crystal material rotates polarized light being transmitted through the material so that it will pass through the second polarizing filter.

5        The primary approach to TFT formation over the large areas required for flat panel displays has involved the use of amorphous silicon which has previously been developed for large-area photovoltaic devices. Although the TFT approach has 10 proven to be feasible, the use of amorphous silicon compromises certain aspects of the panel performance. For example, amorphous silicon TFTs lack the frequency response needed for large area displays due to the low electron mobility inherent 15 in amorphous material. Thus, the use of amorphous silicon limits display speed, and is also unsuitable for the fast logic needed to drive the display.

20        Owing to the limitations of amorphous silicon, other alternative materials include polycrystalline silicon, or laser recrystallized silicon. These materials are limited as they use silicon that is already on glass which generally restricts further circuit processing to low temperatures.

25        An active matrix comprising TFTs is also useful in electroluminescent (EL) displays. The TFTs can be formed from silicon; however, the same factors that limit the use of polycrystalline silicon and amorphous silicon in the LCD active matrix also limit the use of these types of silicon in EL 30 displays. Moreover, EL displays require TFTs capable not only of high speed and low leakage, but

-3-

also of supporting the voltage level needed for electroluminescence.

Thus, a need exists for a method of forming high quality TFTs at each pixel of a panel display having the desired speed and providing for ease and reduced cost of fabrication. Further, a need exists for a method of forming high quality TFTs at each pixel of an EL panel display having the desired speed and providing for ease and reduced cost of fabrication, as well as providing the facility to operate the display pixels at the voltages necessary for luminescence.

-4-

Summary of the Invention

The present invention relates to panel displays and methods of fabricating such displays using thin-films of essentially single crystal silicon in which transistors are fabricated to control each pixel of the display. For a preferred embodiment, the thin-film or transistor array is transferred onto an optically transmissive substrate such as glass or transparent organic films. In this embodiment, the thin-film single crystal silicon is used to form a pixel matrix array of thin-film transistors which actuate each pixel of an LCD. CMOS circuitry that is highly suitable for driving the panel display can be formed in the same thin-film material in which the transistors have been formed. The circuitry is capable of being fully interconnected to the matrix array using thin-film metallization techniques without the need for wires and wirebonding.

Each transistor, by application of an electric field or signal, serves to control the optical transmission of light from or through an adjacent material or device. For the purposes of this application the transistor and the adjacent material or device through which light from a source is transmitted is referred to as a light valve. Thus, each pixel of the panel display can be an independently controlled light valve. Examples of such light valves include LCDs or any liquid or solid state material whose light transmitting characteristics can be altered with an electric field or signal and which can be configured to provide a dense pixel array. The present devices

-5-

and related methods of fabrication satisfy all of the requirements of large scale flat panel to produce highly defined color images. The transistors or switches can be paired with 5 electroluminescent display elements (ELDs) or light emitting diodes (LEDs) to provide a display.

A preferred embodiment of the present invention utilizes large area semiconductor films, separates the films from the processing substrate, and mounts 10 them on glass or other suitable optically transmissive materials. Films of single crystal silicon with thicknesses on the order of 2 microns or less, have been separated from epitaxial substrates, and the films have been mounted on glass 15 and ceramics. Functional p-n junction devices such as field effect transistors ("FETs") are at least partially fabricated prior to separation and then transferred to glass. Various bonding procedures can be used for mounting on substrates including 20 adhesives, electrostatic bonding, Van der Waal's forces or a eutectic alloy for bonding. Other known methods can also be utilized.

A preferred embodiment of the process comprises 25 the steps of forming a thin essentially single crystal Si film on a release substrate, fabricating an array of pixel electrodes and thin-film enhancement mode transistors, and associated CMOS circuitry on the thin film. Each transistor is 30 electrically connected to one of the pixel electrodes such that each pixel can be independently actuated by one of the transistors. The CMOS circuitry can be used to control pixel actuation and the resulting image or images that are displayed.

-6-

Device fabrication can be initiated while the thin-film is still attached to the release substrate by formation of source, drain, channel and gate regions, and interconnection with pixel electrodes.

- 5 By substantially completing device processing prior to transfer to the final panel substrate, a low temperature glass or polymer can be used. Alternatively, all or a portion of device fabrication can occur after release, or upon
- 10 transfer of the processed film to the glass or plastic plate. After transfer, integration with color filters and liquid crystal materials completes the panel for an embodiment employing an LCD.

Preferred methods of thin-film formation processes employ silicon-on-insulator (SOI) technology where an essentially single crystal film is formed on an insulating substrate from which it can be released. For the purposes of the present application, the term "essentially single crystal" means a film in which a majority of crystals extend over a cross-sectional area, in the plane extending laterally through the film, of at least  $0.1 \text{ cm}^2$  and preferably in the range of  $0.5 - 1.0 \text{ cm}^2$  or more. Such films can be formed using known techniques, on sapphire,  $\text{SiO}_2$ , Si wafers, carbon and silicon carbide substrates, for example.

SOI technology generally involves the formation of a silicon layer whose crystal lattice does not match that of the underlying substrate. A particular preferred embodiment uses Isolated Silicon Epitaxy (ISE) to produce a thin film of high quality Si on a release layer. This process can include the deposition of a non-single crystal

material such as amorphous or polycrystalline silicon on the release layer which is then heated to crystallize the material to form an essentially single crystal silicon. The use of a release layer 5 enables the film and circuit release using oxides beneath the active layer that can be etched without harm to the circuits.

In a preferred embodiment the entire substrate on which the epitaxial film has been formed is 10 removed by an etch back procedure.

Alternatively, methods of chemical epitaxial lift-off, a process for transferring semiconductor material to glass or other substrates, can be applied to large area sheets of the desired 15 semiconductor material. These or other release methods can be used to remove any thin-film single crystal material from a growth substrate for transfer onto substrates for circuit panel fabrication.

20 The present invention includes CMOS circuit and pixel electrode formation in a recrystallized silicon film that is then, secured to a second transfer substrate, removed from the starting wafer or substrate, and mounted on the glass or other 25 suitable substrate to form the circuit panel.

Alternatively, one can first form the circuits, bond the circuits to glass, and then separate the 30 circuits from the substrate. The pixels are positioned in rows and columns having a planar geometry. The order of the fabrication steps allows the use of conventional fast CMOS (or other) logic onboard the glass, since the high temperature processing for these circuits are performed prior to transfer.

-8-

Another preferred embodiment involves the fabrication of a discrete array of transistor elements, transferring these elements onto a stretchable substrate which either contracts or 5 expands to provide the desired spacing or registration of the discrete elements and then transferring these elements onto a final substrate that is including in the display panel.

Yet another preferred embodiment of the present 10 invention relates to electroluminescent (EL) panel displays and methods of fabricating such displays using single crystal silicon materials. Single crystal silicon is preferred for achieving high resolution in a small (6inx6in or less) active 15 matrix EL display. In an EL display, one or more pixels are energized by alternating current (AC) which must be provided to each pixel by row and column interconnects. The efficient conduction of AC by the interconnects is limited by parasitic 20 capacitance. The use of an active matrix, however, provides a large reduction of the interconnect capacitance and can enable the use of high frequency 25 AC to obtain more efficient electroluminescence in the pixel phosphor and hence increased brightness. 30 In accordance with the present invention, the TFTs that provide this advantage are formed in a single crystal wafer, such as bulk Si wafers, or thin-films of single crystal or essentially single crystal silicon. These high quality TFTs are employed in an EL panel display, providing high speed and low leakage as well as supporting the high voltage levels needed for electroluminescence.

-9-

Existing EL displays provide a low brightness output because passive circuitry for exciting pixel phosphors typically operates at a pixel excitation frequency (about 100 Hz) that is low relative to the luminance decay time of the phosphor material. In an EL display of the present invention, the TFTs are formed in an active matrix using bulk or thin film single or essentially single crystal silicon characterized by its high carrier mobility. As such, the TFTs can operate at high switching speeds. Thus, the active matrix circuit panel employing high speed TFTs co-located with the pixels can provide a high phosphor excitation frequency relative to the luminance decay time of the phosphor material resulting in increased brightness of the display. An EL display of the present invention is capable of providing a phosphor excitation frequency of 1000 - 10,000 Hz. Preferably, the EL display of the present invention provides a phosphor excitation frequency of more than about 5000 Hz and up to about 10,000 Hz leading to a proportionate increase in luminance.

In preferred embodiments, a thin layer of single crystal silicon is used to form a circuit panel comprising an array of transistors and an array of pixel electrodes, each pixel electrode being actuatable by one or more transistors. An electroluminescent material is positioned adjacent to the circuit panel and patterned to form an array of EL elements. For the EL display embodiments, each transistor (or transistor circuit), the associated pixel electrode and the associated EL

-10-

material element are referred to as a pixel. As such, the EL display is comprised of a plurality of independently controllable pixels. For each pixel, the transistor (or transistor circuit), being 5 capable of generating an electric field or signal across the adjacent EL material material, serves to control the emission of light by the EL material.

CMOS drive circuitry suitable for driving the EL panel display may be formed in the same single 10 crystal material in which matrices of high voltage DMOS transistors and pixel electrodes have been formed. The drive circuitry is capable of being fully interconnected to the matrix of pixels using thin-film metallization techniques without the need 15 for wires and wirebonding. Further, an optically transmissive electrode array is positioned over the electroluminescent material such that the electric field generated at each pixel lies between the optically transmissive electrode and the pixel 20 electrode. As such, each pixel of the EL panel display can be an independently controlled light emitter whose light emitting properties are altered by the electric field or signal.

The present invention comprises devices and 25 related methods for fabricating EL panel displays satisfying the requirements for producing high definition color images. To that end, the electroluminescent material is used to provide a pixel that is capable of producing a plurality of 30 different wavelengths of light. More specifically, the electroluminescent material can comprise a plurality of patterned layers, each layer being capable of producing light of a particular

-11-

wavelength which is different relative to the wavelengths produced by other layers when subjected to the electric field.

A preferred embodiment of the EL display formation process comprises the steps of forming a thin-film of single crystal silicon on a supporting substrate, forming an array of pixel electrodes, transistors and drive circuitry in or on the silicon film and forming an electroluminescent structure within each pixel adjacent to the silicon film. 5 Each transistor is electrically connected to a pixel electrode such that each pixel may be independently actuated by a drive circuit.

Preferred methods of single crystal silicon layer formation processes for an EL display comprise SOI technology which involves the formation of a silicon layer on an insulating oxide on a substrate. SOI structures are preferred because they support the high voltage, high density circuitry of the EL display of the present invention. More 15 specifically, the oxide layer allows the structure to sustain high voltage devices such as DMOS transistors. Further, the SOI structure can provide channel isolation for achieving higher density 20 pixel circuitry which leads to a higher resolution display.

Other preferred methods relate to thin-film formation processing for the EL display involving SOI technology in which a single crystal silicon 25 film is formed on a support substrate from which it can be separated and adhered to another material. In one preferred process, a film of single crystal silicon is formed on a substrate and active matrix

-12-

5 circuitry is formed in the silicon film. Next, the film is separated from its substrate and transferred onto a reflective material for improving light emission of the pixels. In another preferred embodiment, the film is separated from its substrate and transferred onto a curved surface of a material for improved optical properties. For example, an EL display can be mounted upon a curved visor of a helmet-mounted system. Alternatively, the EL 10 display may be mounted onto a curved windshield for a heads-up display.

15 In another preferred embodiment, a film of single crystal silicon is formed on a substrate and the entire wafer is then attached to a superstrate. Next, the entire substrate is removed by an etch back procedure.

20 A particular preferred method of the EL display formation process uses ISE which comprises the steps of forming a thin essentially single crystal Si film which includes forming a layer of polycrystalline silicon on an insulating substrate, forming a capping layer over the polycrystalline silicon and scanning the polycrystalline layer with a heat source to recrystallize the layer and form a wafer 25 of substantially single crystal silicon. The display formation process further comprises the steps of forming an array of pixel electrodes, transistors and drive circuitry in the silicon film and forming an electroluminescent structure within 30 each pixel. Each transistor is electrically connected to a pixel electrode such that each pixel may be independently actuated by one transistor circuit. The drive circuitry may be used to control pixel actuation and the resulting images are 35 displayed.

-13-

The above, and other features of the invention including various novel details of construction and combination of parts, will now be more particularly described with reference to the accompanying drawings and that pointed out in the claims. It will be understood that the particular panel display and the methods used in fabricating those panels which embody the invention are shown by way of illustration only and not as a limitation of the invention. The principal features of this invention can be employed in various embodiments without departing from the scope of the invention.

-14-

Brief Description of the Drawings

Figure 1A is an exploded perspective view of a flat panel display in accordance with the invention.

5 Figure 1B is a circuit diagram illustrating the driver system for a preferred embodiment of the invention.

Figures 2A-2L is a preferred process flow sequence illustrating the fabrication of a circuit panel for a flat panel display.

10 Figure 3 is a cross-sectional view of a preferred embodiment of the display panel.

Figure 4 illustrates in a perspective view a preferred embodiment of a system used for recrystallization.

15 Figure 5A illustrates the use of a patterned release layer to entrain boundaries in a crystallized material.

Figure 5B illustrates the use of a patterned capping layer to entrain boundaries.

20 Figure 6A illustrates the drain current and transconductance characteristics for a MOSFET prior to transfer to glass in accordance with the invention.

25 Figure 6B illustrates the drain current and transconductance characteristics for the MOSFET of Figure 6A after transfer to glass.

Figure 7A illustrates the drain current of the device in Figure 6A plotted on a logarithmic scale at two different drain voltages.

30 Figure 7B illustrates the drain current of the device in Figure 6B plotted on a logarithmic scale at two different drain voltages.

-15-

Figure 8A illustrates the drain current output of the device of Figure 6A with the gate voltage varying between 0 and 5 volts.

5 Figure 8B illustrates the drain current output of the device of Figure 6B with the gate voltage varying between 0 and 5 volts.

Figures 9A-9C are a series of cross-sectional diagrams illustrating a lift-off process in accordance with the invention.

10 Figure 10A is a partial perspective view of a wafer during lift-off processing according to another embodiment of the invention.

15 Figure 10B is a sectional view taken along lines III-III of Figure 10A of the lift-off structure after a step in the process.

Figure 10C is a partial perspective view of a portion of a wafer during lift-off processing in another embodiment where registration is maintained.

20 Figures 10D and 10E show cross-sections of the structure of Figure 10C after additional steps in the lift-off process.

Figures 11A-11E are schematic drawings of a wafer during various steps in the process flow of a lift-off procedure in accordance with the invention.

25 Figures 12A-12C are schematic sectional drawings of another preferred lift-off procedure of the invention.

30 Figures 13A-13C schematically illustrate a preferred method of transfer in accordance with the invention.

Figures 14A and 14B schematically illustrate additional transfer methods in accordance with the invention.

-16-

Figure 15 illustrates a preferred system for monitoring and controlling device registration in accordance with the invention.

5 Figure 16A is an exploded perspective view of an electroluminescent panel display in accordance with the present invention.

Figure 16B is a perspective view of an electroluminescent color display element.

10 Figure 16C is a circuit diagram illustrating the driver system for the electroluminescent panel display.

Figure 16D is an equivalent circuit for a DMOS transistor of Figure 16C.

15 Figures 17A-17L is a preferred process flow sequence illustrating the fabrication of a circuit panel for an electroluminescent panel display.

Figures 18A-18D is preferred process flow sequence illustrating the fabrication of an electroluminescent color display.

20 Figures 19A-19B is a preferred process flow sequence illustrating transfer and bonding of an SOI structure to a superstrate and removal of the substrate.

25 Figures 20A-20B is a preferred process flow sequence illustrating an alternative transfer process in which a GeSi alloy is used as an intermediate etch stop layer.

Detailed Description of Preferred Embodiments

A preferred embodiment of the invention is illustrated in the perspective view of a panel display in Figure 1. The basic components of the display include a light source 10 that can be white or some other appropriate color, a first polarizing filter 12, a circuit panel 14, a filter plate 16 and a second polarizing filter 17, which are secured in a layered structure. A liquid crystal material (not shown) is placed in a volume between the circuit panel 14 and the filter plate 16. An array of pixels 22 on the circuit panel 14 are individually actuated by a drive circuit having first 18 and second 20 circuit components that are positioned adjacent the array such that each pixel can produce an electric field in the liquid crystal material lying between the pixel and a counterelectrode secured to the color filter plate 16. The electric field causes a rotation of the polarization of light being transmitted across the liquid crystal material that results in an adjacent color filter element being illuminated. The color filters of filter plate system 16 are arranged into groups of four filter elements such as blue 24, green 25, red 27, and white 29. The pixels or light valves associated with filter elements 24, 25, 27, 29 can be selectively actuated to provide any desired color for that pixel group.

The present invention employs any transmissive or emissive material to form each pixel of the display panel. To that end, some preferred embodiments employ the use of any liquid, such as the aforementioned liquid crystal material, to form

-18-

a transmissive light valve for each pixel. Other preferred embodiments employ the use of a solid state material such as a ferroelectric material to form a transmissive light valve for each pixel.

5 Further, other preferred embodiments employ the use of other solid state materials to form a light emitter for each pixel. An electroluminescent film, porous silicon or any light emitting material whose optical transmission properties can be altered by 10 the application of an electric field can be used to form the light emitter. Accordingly, electroluminescent display elements (ELD), porous silicon display elements or light emitting diodes can be formed and used to provide a display.

15 A drive circuit that can be used to control the display on the panel is illustrated in Figure 1B. Circuit 18 receives an incoming signal and sends a signal to the pixels through buses 13. Circuit 20 will scan through buses 19 to turn on the individual 20 transistors 23 which charges capacitor 26 in each pixel. The capacitor 26 sustains the charge on the pixel electrode and the liquid crystal 21 until the next scan of the array. The various embodiments of 25 the invention may, or may not, utilize capacitors with each pixel depending upon the type of display desired.

Figures 2A-2L illustrate the use of an Isolated Silicon Epitaxy (ISE) process, to form silicon-on-insulator (SOI) films in which circuit 30 panel circuitry is formed. Note that any number of techniques can be employed to provide a thin-film of single crystal Si. An SOI structure, such as that shown in Figure 2A, includes a substrate 30 and an

-19-

oxide 34 (such as, for example,  $\text{SiO}_2$ ) that is grown or deposited on the substrate 30. A thin single crystal layer of silicon is formed over the oxide 34. The oxide (or insulator) is thus buried beneath 5 the Si surface layer. For the case of ISE SOI structures, the top layer is a substantially single-crystal recrystallized Silicon, from which CMOS circuits can be fabricated. The use of a buried insulator provides devices having higher 10 speeds than can be obtained in conventional bulk (Czochralski) material. Circuits containing in excess of 1.5 million CMOS transistors have been successfully fabricated in ISE material.

As shown in Figure 2B, the film 38 is patterned 15 to define a transistor region 37 and a pixel electrode region 39 for each pixel. An oxide layer 40 is then formed over the patterned regions including channel 48 between the two regions 37, 39 of each pixel. The intrinsic crystallized material 20 38 is then implanted 44 (at Figure 2C) with boron or other p-type dopant to provide a n-channel device (or alternatively, an n-type dopant for an p-channel device).

A polycrystalline silicon layer 42 is then 25 deposited over the pixel and the layer 42 is then implanted 46, as seen in Figure 2D, with an n-type dopant to lower the resistivity of the layer 42 to be used as a gate. The polysilicon is patterned to form the gate 50, as seen in Figure 2E, which is 30 followed by a large implant 52 of boron to provide p+ source and drain regions for the transistor. As shown in Figure 2F, an oxide 54 is formed over the transistor and openings 60, 56, 58 are formed

-20-

through the oxide 54 to contact the source 66, the drain 64, and the gate, respectively. A patterned metalization 70 of aluminum, tungsten or other suitable metal is used to connect the exposed pixel 5 electrode 62 to the source 60 (or drain), and to connect the gate and drain to other circuit panel components.

A second fabrication procedure is one of the substrate release processes that have been developed 10 to form thin (1 to 5 micron) films of processed silicon bonded to glass; these films contain active semiconductor devices such as FETs that are partially or completely fabricated prior to transfer. The crystallization and release 15 procedures including the cleavage of laterally grown epitaxial films for transfer (CLEFT) approach are described more fully in U.S. Patent No. 4,727,047 incorporated herein by reference. The chemical epitaxial lift-off (CEL) approach is described more 20 fully in U.S. Patent Nos. 4,846,931 and 4,883,561. Both of the CLEFT and CEL techniques permit the reuse of the substrate, leading to reduced cost compared to other approaches in which the substrates 25 are consumed. By combining thin film release techniques with SOI wafers, we will be able to form the required high quality films and circuits on glass.

The foregoing indicates that CEL processes can be limited by the lateral distance that is required 30 for the HF (or other etchant) undercut of the release layer. The key to large area panels using CEL is the release of patterned devices and/or circuits rather than complete large-area films,

-21-

because the circuits or devices have unused areas that can be used as vertical channels through the film to allow the etch to reach the release layer. This approach is illustrated in Figures 2H-2L. To

5 remove the circuit from the release substrate a first opening 70 (in Figure 2H) is formed in an exposed region of layer 36 that occurs between pixels. A second larger portion of layer 34 is then removed to form cavity 72 such that a portion of

10 layer 36 extends over the cavity 72.

In Figure 2I, a support post 76 is formed to fill cavity 72 and opening 70, and which extends over a portion of layer 36. Openings or via holes 74 are then provided through layer 36 such that an

15 etchant can be introduced through holes 74, or lateral openings 78, to remove layer 34 (see Figure 2J). The remaining insulating layer 36 and the circuitry supported thereon is now held in place relative to substrate 30 with support posts 76.

20 An epoxy that can be cured with ultraviolet light is used to attach an optically transmissive substrate 80 to the circuitry, and layer 36. The substrate 80 is then patterned such that regions of epoxy 84 about the posts 76 remain uncured while the

25 remaining epoxy 82 is cured (see Figure 2K). The substrate 30 and posts 76 are removed to provide the structure shown in Figure 2L, which is then processed to provide the desired display panel.

Note that the UV-cured adhesive (or tape) can

30 be patterned to protect the circuits where necessary, and HF can be used to reach the remaining the release layer.

-22-

Note that where tape is used, tape provides support to the circuits after release. Large area GaAs devices containing films have been fabricated in this way, and these have been released to form 5 devices from entire wafers on one tape. The released circuits can be remounted on the glass and the other elements of the liquid crystal display panel. Transparent adhesives are the preferred method of mounting.

10 To form the final display panel the circuit panel shown in Figure 2L is etched leaving the desired pixel elements exposed. Insulation and alignment layers, spacers, a sealing border and bonding pads for connections are added onto the 15 circuit panel. A screen printing process can be used to prepare the border. The plate containing the color filters and the counterelectrode is sealed to the circuit panel with the sealing border after insertion of spacers. The display is filled with 20 the selected liquid crystal material via a small filling hole or holes extending through the border. This filling hole is then sealed with a resin or epoxy. First and second polarizer films or layers are than bonded to both sides and connectors are 25 added. Finally, a white light source 114, or other suitable light source, is coupled to polarize 112.

A cross-sectional view of the resulting device is shown in Figure 3 wherein pixel electrodes 102 and 104 are laterally spaced from each other. Each 30 pixel 102, 104 will have a transistor 106 and a color filter 120, 122 associated therewith. Polarizing elements 112, 118 are positioned on opposite sides of the structure which also includes

-23-

bonding element or adhesive 108 and optically transmissive substrate 110, such as glass or plastic. Layer 108 can be a transparent epoxy or a low temperature glass that can have a thickness of 5 2-10 microns.

The CLEFT process permits the separation of a thin single-crystal films, grown by chemical vapor deposition (CVD), from a reusable homoepitaxial substrate. Unlike the CEL process, in the CLEFT 10 process the circuits or devices are first bonded to glass and after mounting the separation is made between the circuits and the substrate.

The films removed from the substrate by CLEFT are essentially single-crystal, of low defect 15 density, are only a few microns thick, and consequently the circuit panel has little weight and good transmission characteristics. For the purposes of the present application, the term "essentially single crystal" means a film in which a majority of 20 crystals extend over a cross sectional area in a plane of the film of at least  $0.1 \text{ cm}^2$ , and preferably in the range of  $0.5 - 1.0 \text{ cm}^2$  or more.

The CLEFT process, illustrated in U.S. Patent 25 No. 4,727,047 involves the following steps: growth of the desired thin film over a release layer (a plane of weakness), formation of metallization and other coatings, formation of a bond between the film and a second substrate such as glass (or superstrate), and separation along the 30 built-in-plane of weakness by cleaving. The substrate is then available for reuse.

The CLEFT process is used to form sheets of essentially single crystal material using lateral

-24-

epitaxial growth to form a continuous film on top of a release layer. For silicon the lateral epitaxy is accomplished by the ISE process or other recrystallization procedures. Alternatively, other 5 standard deposition techniques can be used to form the necessary thin-film essentially single crystal material.

One of the necessary properties of the material that forms the release layer is the lack of adhesion 10 between the layer and the semiconductor film. Since a weak plane has been created by the release layer, the film can be cleaved from the substrate without any degradation. The release layers can comprise multi-layer films of  $Si_3N_4$  and  $SiO_2$ . Such an 15 approach permits the  $SiO_2$  to be used to passivate the back of the CMOS logic. (The  $Si_3N_4$  is the layer that is dissolved to produce the plane of weakness.) In the CLEFT approach, the circuits are first bonded 20 to the glass, or other transfer substrate, and then separated resulting in simpler handling as compared to UV-cured tape.

In the ISE process, the oxide film is strongly attached to the substrate and to the top Si film which will contain the circuits. For this reason, 25 it is necessary to reduce the strength of the bond chemically. This technique involves a release layer that is preferentially dissolved with an etchant without complete separation, to form a plane of weakness in the release layer. The films can then 30 be separated mechanically after the glass is bonded to the circuits and electrodes.

Mechanical separation is accomplished as follows: The upper surface of the film is bonded

-25-

with a transparent epoxy to a superstrate such as glass. The film and glass are then bonded with wax to glass plates about 5 mm thick that serve as cleaving supports. A metal wedge is inserted 5 between the two glass plates to force the surfaces apart. Since the mask has low adhesion to the substrate, the film is cleaved from the substrate but remains mounted on the glass. The substrate can then be used for another cycle of the CLEFT process, 10 and the device processing is completed on the back surface of the film. Note that since the device remains attached to a superstrate, the back side can be subjected to standard wafer processing, including photolithography.

15 The method further involves the preparation of single crystal films, with seeding in the case of an Si substrate and without seeding for the case of foreign substrates. For the case of seeded Si films, the standard recrystallization process is 20 employed. In either case, the bottom oxide or nitride layer can be optimized for release purposes.

In one embodiment of the recrystallization system, shown schematically in Fig. 4 the substrate temperature is elevated to near the melting point by 25 a lower heater 130. An upper wire or graphite strip heater 132 is then scanned across the top of the sample 134 to cause a moving melt zone 136 to recrystallize or further crystallize the polycrystalline silicon. In the standard process on Si, 30 the lateral epitaxy is seeded from a small opening through the lower oxide, and the resultant single crystal film has the orientation of the substrate. Capping layer 138 is deposited over the polycrystalline material prior to crystallization.

-26-

The use of foreign substrates precludes seeding. In this case, essentially single crystal Si is obtained by grain boundary entrainment techniques. Grain boundary entrainment can be used 5 by patterning either the release oxide or the cap layer to introduce a modulation in the thermal gradients in the regrowth region. This modulation in the temperature field changes the location of the melt front and entrains the boundaries in 10 predictable locations. Patterning of the release oxide 142 is shown in Figure 5A. In this embodiment the substrate 140 has grooves 150 which are filled with the release oxide 142. Owing to this 15 entrainment of boundaries 148 in the crystallized material 144 that can extend between the cap 146 and the release layer 142, the Si circuits or electrodes can be located in regions of high quality. Metallization and other features can be located over 20 subgrain boundaries.

As shown, a preferable technique is to pattern the reusable substrate with the necessary entrainment structure. Once patterned in this way, the reusable substrate would not require repatterning. In such a scheme the entraining grooves are provided 25 with a material of sufficient thickness to entirely fill the grooves. The material in the grooves could for example, comprise planarized  $\text{Si}_3\text{N}_4$ , while the release layer could comprise further deposition of  $\text{SiO}_2$ . Alternatively, the grooves could be filled 30 entirely with  $\text{SiO}_2$ ; the grooves could then function as channels for the release etch.

A second approach involves patterning the cap layer 145 after cap deposition, as shown in Figure

-27-

5B. Patterned ridges 147 of the cap 145 overlie boundaries 148 in the recrystallized material that can extend between the cap 145 and release layer 141. A third approach would be to pattern the 5 polycrystalline silicon layer.

10 Capping layers can be used with foreign substrates. The capping layer must be adherent throughout the thermal cycle, but must be removable for device processing. A cap works well for smooth Si substrates, but the patterned layers necessary for entrainment can require new films.

15 Figures 6-8 illustrate the electrical characteristics of a MOSFET made in accordance with the invention before and after transfer onto a glass substrate. Figure 6A graphically depicts the drain current  $I_D$  and the transconductance  $G_M$  as a function of gate voltage  $V_G$  in the linear region, where the drain-source voltage is 50 mV, for a MOSFET prior to transfer to glass. The MOSFET has a width-to-length 20 ratio of 250  $\mu\text{m}$ /201 $\mu\text{m}$  and a gate oxide thickness of 890  $\text{Å}$  in a 0.5  $\mu\text{m}$  thick recrystallized silicon material. Figure 6B shows the drain current  $I_D$  and transconductance  $G_M$  of the same device after transfer to glass.

25 Figure 7A graphically illustrates the drain current of the device of Figure 6A plotted on a logarithmic scale at two drain-source voltages  $V_{DS} = 50 \text{ mV}$  and  $V_{DS} = 5\text{V}$ .

30 Figure 7B graphically illustrates the drain current of the device in Figure 6B plotted on a logarithmic scale at drain-source voltages of  $V_{DS} = 50 \text{ mV}$  and  $V_{DS} = 5\text{V}$ .

-28-

Figure 8A graphically illustrates the drain current  $I_D$  as a function of drain-source voltage of the device of Figure 6A at gate voltages of  $V_{GS} = 0, 1, 2, 3, 4$  and 5 volts.

5 Figure 8B graphically illustrates the drain current  $I_D$  as a function of drain-source voltage of the device of Figure 6B at gate voltages of  $V_{GS} = 0, 1, 2, 3, 4$  and 5 volts.

10 For the CEL approach, a further embodiment involves remounting of the released circuits on glass plates. The application method insures uniform intimate contact between the thin-film semiconductor and the adhesive, yet must not crack or introduce other defects in the thin films.

15 Methods involve the application of Apiezon W wax to the frontside of the layer to be separated. The stress in the wax imparts a curvature to the lifting layer thereby allowing the etching fluid access to the etching front. Access to the etching 20 front is achieved only from the outer edge of the total area being lifted off.

25 This process is of limited use for applications involving large area lift-off, however, due to long liftoff times that can extend up to hours or days for areas larger than 2cmx2cm. Curvature is required to increase etchant access to the etching front. However, the curvature necessary for lift-off is caused by a low temperature wax so that no high temperature processing can be done while this wax is 30 present. Present samples are often cleaved to size, not allowing for substrate reuse. The wax application process is automated and patternable to allow for substrate reuse in applications where this

-29-

procedure is preferred. This process is useful only for individual small areas that do not require backside processing.

Another embodiment of the invention involves 5 using a combination of thin or thick film materials with different coefficients of expansion to replace the black wax in the standard liftoff process. This process is illustrated in Figures 9A-9C. By using the correct temperature the curvature needed for 10 liftoff is achieved due to the differential stresses in the layers. A single layer can be used if it has the correct expansion coefficient with respect to the material being lifted off. This method allows for support layers that impart the correct curvature 15 at the liftoff temperature, lay flat at room temperature, and also support the film during backside processing.

This embodiment of the invention will now be described in connection with structure 200 of 20 Figures 9A-9C. A substrate 202, which can comprise any suitable substrate material upon which epitaxial layers or devices can be formed, is provided. A release layer 204 is grown, preferably by CVD, on substrate 202. For a thin-film silicon releasable 25 layer, an  $\text{SiO}_2$  layer can be used as previously described.

A semiconductor layer structure 206 is formed on release layer 204, also by CVD or other previously described methods. Structure 206 30 preferably comprises materials arranged for the fabrication of an array of transistors in accordance with the invention.

-30-

By using CVD, for example, structure 206 can be made very thin, i.e., less than about 5 microns and, preferably, less than 2 microns, with the contact layer being less than 0.1 micron thick.

5 The necessary dopants are typically introduced by diffusion or implant after the growth processes to define source, drain and channel regions. Next, the structure 206 is processed on the front, or top side, using conventional techniques to form gates  
10 and metal contacts where each pixel is to be located and buss bars and bonding pads, as required.

In a first lift-off embodiment, a coating 208 is then formed on the front side processed structure 206 (Figure 9A). The coating consists of a  
15 combination of thick or thin film materials with different thermal coefficients of expansion. For example, coating 208 can comprise a nitride, metal, bi-metal or a glass stressed coating. Contact metallization (not shown) can also be applied at  
20 this time on the contact layer.

The coating layer 208 and structure 206 are then patterned using conventional photolithography and the coating material 208 and structure 206 is removed in predetermined areas down to release layer  
25 204 as shown in Figure 9B, by etching with a suitable selective etchant. The above steps are performed at a predetermined temperature which is sufficiently low no significant thermal stress  
30 between the coating materials of coating 208 is produced. Next, the temperature is elevated to a sufficient degree, causing thermal stress in the coating 208. While at this elevated temperature the

structure is exposed to a release etchant (See Figure 9C).

5 The release etchant eventually etches the release layer 204 sufficiently to allow separated device structures 206 supported by the coating 208 to be removed. These structures are then brought down to a lower temperature at which the thermal stress is relieved to allow the discrete devices to lay flat for subsequent backside processing.

10 This process provides a significant advantage over the Gmitter et al. black wax process in that it enables the discrete chips to lay flat for backside processing and the support structure is formed of materials, such as glass, which are impervious to 15 the backside processing temperatures.

20 Two different procedures can be used to achieve wafer scale liftoff. The first method involves the etching of the entire substrate on which the film to be transferred has been formed. This is termed an "etch back" procedure.

25 A second method accesses the release layer from the edge of the wafer or sample only and releases the material as one large sheet. This second method is for cases which do not require registration between devices lifted from the same wafer. If registration is not desired, an automated procedure is used for liftoff of large areas of individual devices or areas of material. After frontside processing is completed, UV cured epoxy can be cured 30 with the desired pattern, removed where it is not wanted, and then used as the mask for etching down to the release layer. The UV cured epoxy can then

-32-

be left on and can act as support for the lifted films after separation. The separate devices would need to be retrieved from the etching solution and 5 processed separately using pick and place type methods.

These alternative lift-off processes will now be described in connection with Figures 10A-10E, wherein corresponding items in Figure 9 retain the 10 same reference numeral if Figure 10. As shown in the partial perspective cross-section of Figure 10A, a substrate 202 has formed thereon a release layer 204, followed by a device structure 206, all as described in connection with Figure 9. All front 15 side processing, such as bonding pads and metal contacts (not shown) to the structure 206 are completed.

A material which can be transformed from a less soluble or less etchable state to a more soluble or 20 more etchable state (or vice versa) is formed on the front-side processed structure 206. For example, a UV curable epoxy 230 can be spread over the structure 206. This epoxy has the property that exposure to UV light causes it to be less soluble.

25 A UV light transparent mask release layer 232 of material is then formed over the epoxy 230 and a patterned opaque mask 234 with openings 236 is affixed over the layer 232.

The mask 234 is irradiated with UV light, 30 curing the areas of the epoxy underlying the mask openings 236 and making them less soluble than in the uncured state. The release layer 232 is removed by and the mask 234 is removed. Next, the uncured

-33-

epoxy is removed by a solvent, such as down to the release layer 204 (See Figure 10B).

The cured epoxy 230 is left on the structure to serve as a support for the thin film structure 206 after separation from the release layer 204. In this manner, the etching front is increased by dividing up the total top surface area of structure 206 into smaller areas by cutting channels 240 down to the release area 204.

A second method for wafer size liftoff relies on increasing the amount of etching front by dividing up the total area to be lifted into smaller areas. Channels are cut into the total area of material to be lifted thereby exposing the release layer. These channels can completely separate the area or can consist of slits cutting part way into the liftoff area.

The second method addresses the problem of trying to register these small areas of material with respect to each other while at the same time allowing the etching medium greater access to the exposed release layer. The ability to do this allows for easy retrieval from the solution, wafer scale processing on the backside, and short liftoff times due to the smaller areas and maximum exposure of the etching front. The key feature of this approach is that it allows for registration of the entire wafer area while still providing the etching solution access to all the etching fronts.

Where registration between devices is required, as in an array of transistors, the lift-off method

-34-

of the alternate embodiment of Figures 10C-10E offers many advantages.

This alternate process of Figure 10C solves the difficult problem of trying to register small device 5 or pixel areas of material with respect to each other, while at the same time, allowing the etching medium access to the exposed release layer. The ability to do this allows for easy retrieval from the solution, wafer scale processing on the 10 backside, and short lift-off times due to the smaller areas and maximum etching front. This approach also enables registration of devices throughout the entire wafer area while still providing the etching solution access to all the 15 etching fronts. Turning to Figure 10C, there is shown a rectangular partial section of a wafer. The wafer is formed of a semiconductor substrate 202 upon which a release layer 204 is deposited by CVD followed by a front processed transistor panel 206, 20 all as previously described above.

Transformable material, such as uncured liquid UV epoxy 250 is spread onto the top or front surface of structure 206. The point of departure with the previous embodiment occurs in the next step, when a 25 perforated planar grid 252, made of transparent material, such as plastic, is aligned on top of the epoxy 250. The perforations 256 extend orthogonal to, and through, the plane of grid 252.

A photo-mask with opaque circles 256 aligned 30 to cover the perforations 256 is then affixed over the grid 252 (Figure 10C). (An optional UV transparent mask release layer (not shown) may be

-35-

formed between the mask 258 and grid 252 to facilitate mask removal.) UV light is focused onto the mask, curing the underlying epoxy 254 everywhere except beneath the opaque circles 254, as shown in 5 Figure 10D wherein the cured sections of epoxy 250 are shown in shaded section and the uncured sections are in blank. The mask 258 is removed. The uncured epoxy 250 is removed from the openings 256 by a suitable solvent and structure 206 etched away 10 through the openings down the the release layer 204. The release layer is then etched away using the opening 256, as provided above. Access for the etchant is thus achieved at many points across the wafer, resulting in an array being attached to grid 15 252 by cured epoxy 254 (See Figure 10E).

Another approach to registration is to form channels 260 directly in the device material by etching down to the release layer 204, thereby forming channels in the material alone (Figure 11A). 20 These channels can also be made taller by using the UV cured epoxy patterning method of Fig. 9 and then etching down to the release layer 204, (See Figure 11B), or any other method that forms channels 260 or access streets between the areas 270 to be 25 separated, as shown in the plan view of Figure 11C. A support 280 can then be attached to the material 270 over the channels 260 and then the etchant can be allowed to run along the channels, thereby giving the etchant access to the center of the wafers 30 (Figures 11D-11E). Taller channels can assist in speeding up the capillary action to achieve faster release. Other methods can also be used to speed

along the movement of the etchant up the channels 260, including vacuum assistance, ultrasonic assistance, etc.

Along the same lines, channels 260 can be made 5 in the device material to expose the release layer below. A porous material is then spun on, or otherwise formed or attached to the front surface. This material is rigid or semi-rigid when cured by UV, heat, or solvent treatment, etc., and therefore 10 able to support the lifted film after separation from the substrate. The material is sufficiently porous to pass the etchant fluid without being attacked by the etchant. In this way, the etchant passes through the porous material and is given 15 access to the release layer at its exposed points.

In another embodiment, the release layer etchant is brought in contact with the release layer before the overlying support structure is attached to the structure 206. For this process to work, 20 channels 260 must be formed between devices or areas of material to be lifted for the etchant to be trapped in. The basic process is as follows: Channels 260 are formed between lift-off areas 206 which expose the release layer 204 on substrate 202. 25 This can be done with any of the previously described methods which create channels between devices. A simple method which works very well is to form the channels directly in the material 206 by photoresist masking followed by etching down to the 30 release layer 204. This forms channels 260 in the material which are equal to the height of the material above the release layer. Next, an etchant

-37-

is placed on the surface of the layer to be lifted, or the wafer is submerged in the etchant. In either case, the channels 260 between the areas to be lifted 206 are filled with the etchant material.

- 5 After this is done, the overlying support layer, which will also hold the registration after lift-off, is affixed to the front surface of the structure 206 by bonding methods described in detail herein. The overlying support is secured to the
- 10 material 206 while the wafer is submerged or while the etchant is covering the front surface of the wafer and filling the channels. The support materials must be rigid enough that they do not fill in the channels that have been formed and thereby force the etchant out. A suitable support material can comprise glass, plastic or other optically transmitting substrate. This allows for a solid support medium that does not need etchant access holes in it, thus greatly simplifying the process.
- 15

20 The trapped etchant sufficiently dissolves the release layer 204 so that the thin film area 206 can be removed while being supported and registered by support with the backside exposed for further processing, i.e., formation of backside conductor metallization and bonding pads.

25 In addition to the support materials referenced above, UV release tapes, which are well known in the industry for handling small devices, have proven to be an excellent support choice for several reasons.

30 These tapes have the property that when exposed to intense UV radiation, they lose most of their adhesion. In addition, moisture does not seem to

-38-

effect the adhesive, and they can be applied with great success, even if submerged in liquid. These tapes can be used alone or in conjunction with a thicker support. This additional support should be 5 formed of material which is transparent to UV radiation unless it is to be permanent and it should not be attacked by the etchant being used.

The UV release adhesive can be applied directly to other support materials, instead of the tape 10 backing material. As shown in Figures 12A-12C, support 280, combined with double-sided UV release tape 282, can be used. One side of the tape 282 is adhered to the support. Then the other side is adhered to the front of the structure 206 after the 15 etchant is applied. The etchant is then allowed to undercut the device 206. The devices are then attached by release tape to the support 280, as shown in Figure 12A. The lift-off time is very short because the etchant has access to the release 20 layer from many points on the wafer surface.

In this way, the devices are registered with respect to each other and are supported by the support 280 during backside processing.

The tape's adhesion can then be released by UV 25 irradiation through the support (Figures 12B or 12C) and the tape can be taken off the carrier 280 with the devices still attached. Further UV exposure will decrease the adhesion of the devices to the tape to a sufficient degree to allow the devices to 30 be removed by vacuum wand or to be transferred directly from the tape to any other tape 284 or epoxy 286 with substrate 288 (See Figures 12B or

-39-

12C) or other medium. Separate areas as large as 0.5 cm in width have been lifted by this non-curvature method. Total wafer size, which can be lifted and registered simultaneously, is only 5 limited by the wafer size.

As indicated, an alternative embodiment involves use of UV-cured adhesive tapes and epoxies. The adhesive can be used to bond the thin-film transistors and CMOS circuit elements to glass. The 10 adhesive is applied to plates that are as large, or larger than, 14"X14". Application methods include: spin coating, vapor coating, spraying, and standard thick film application processes to provide the necessary uniformity and optical quality.

15 Another preferred embodiment includes a method to transfer tightly placed devices to positions not so tightly spaced on the circuit panel. The technique illustrated in Figures 13A, B and C uses stretching or contracting of a stretchable tape or film until the devices are positioned correctly. This technique can also include previously described lift-off procedures and mechanical or a combination 20 of stretching and mechanical methods. Commercially available devices can be used to precisely control the stretching of the film. Various methods can be used to measure the spacing of devices during 25 stretching and transfer to provide proper registration of components.

As illustrated in Figure 13A in connection with 30 structure 300, an array of transistors or thin-film semiconductor regions 304 has been transferred onto a stretchable substrate 302. Transistors or regions

-40-

304 have been fabricated and transferred in accordance with the procedures set forth above, or using any other suitable procedure. Substrate 302 can comprise an adhesive.

5 In a first embodiment the structure is stretched along axis 306, as shown in Figure 13B, thereby increasing the distance 308 between devices 304 along axis 306 while leaving the distance 310 between devices in another direction the same. The 10 substrate 302 is then stretched along axis 314 to produce the array shown in Figure 13C where devices 304 have spacing 308 in one direction and spacing 312 in an orthogonal direction.

15 In another embodiment the structures 300 of Figure 13A is stretched simultaneously in directions 306 and 314 to provide the array shown in Figure 13C.

20 A mechanical technique is shown in Figures 14A and B. One starts with a lifted off array of devices 320 on a tape. This tape 322 is placed on a frame 324 that moves in and out along axis 326 and up and down along axis 328. A drum 330 with a flexible tape 334 is placed around its circumference. A instrument 340 is then pushed onto 25 the device 324, pushing the first row of devices onto the drum tape 334. The drum tape 334 is indexed in direction 332 at the necessary angle and again the instrument 340 pushes a second row of devices with spacing 338 onto the tape 334. This 30 continues until all the rows are transferred. This first drum tape 334 with the rows of devices 336 is then put onto frame 324. The same operation

continues by transferring rows onto a new drum tape 339.

Another embodiment is to stretch the tape in one direction, transfer this to another tape and 5 stretch that tape in the other direction and transfer the devices to the final support. This method is well suited for small disconnected devices.

A system for measuring the distance between 10 devices 304 on a transfer or final substrate is shown schematically in Figure 15. A laser 350 directs a beam 352 in the direction of substrate 354 and scans across the source. Sensors 356 are positioned to detect transmitted and/or reflected 15 light and generate signals where the beam is deflected by a device 304. A controller 358 correlates movement of the beam 352 relative to the substrate 354 so that the distance between the devices 304 is accurately measured. Controller 358 20 is electrically connected to stretching mechanism 360 so that adjustments can be made to the spacing of selected rows or columns of devices.

Stretching mechanism 360 can consist of a piston that is pressed through a collar to which the 25 substrate 354 is attached. The movement of the piston face against substrate 354 and through the collar stretches substrate 354 in a precisely defined manner to increase the spacing between devices 304.

30 Alternatively, there are commercially available stretching mechanisms like that shown in Figure 15 which grip the substrate along its periphery and

-42-

precisely pull the substrate in the appropriate direction.

After stretching the registered devices are transferred to glass, polyester or other suitable

5 substrate for light valve (LCD) fabrication.

Alternatively, the devices can be mounted onto light emitting devices for display fabrication.

As stated previously, other preferred embodiments employ an emissive material such as an 10 electroluminescent film, light emitting diodes, porous silicon or any light emitting material to form each pixel element of the display. To that end, another preferred embodiment of the present invention is illustrated in the perspective view of 15 an electroluminescent (EL) panel display in Figure 16A. The basic components of the EL display include an active matrix circuit panel 414, a bottom insulator 423, an electroluminescent structure 416, a top insulator 417 and an optically transparent 20 electrode 419, which are secured in a layered structure. The EL structure 416 is positioned between the two planar insulating layers 417 and 423 which prevent destructive electrical breakdown by 25 capacitively limiting direct current flow through the EL structure and also serve to enhance reliability. The insulators 417 and 423 have high electrical breakdown so that they can remain useful at high fields which are required to create hot electrons in the EL phosphor layers. The capacitive 30 structure of the display is completed by producing thin-film electrodes adjacent to each insulator. One of these electrodes is formed within the pixel

-43-

array 422 and the other electrode is the optically transparent electrode 419 which allows light to exit the display.

5 The array of pixels 422 formed on the circuit panel 414 are individually actuated by a drive circuit. The circuit has first 418 and second 420 circuit components that are positioned adjacent to the array such that each pixel 422 can produce an electric field in the electroluminescent structure 10 416 between the pixel electrode and an element of the electrode 419. The electric field causes an EL element 424 to be illuminated.

15 The electroluminescent structure 416 may be formed of a single phosphor layer for a preferred embodiment having a monochrome EL display. In another preferred embodiment, the EL structure 416 is formed of a plurality of patterned phosphor layers for providing color display. The phosphor layers are patterned such that each color pixel 20 includes red, green and blue phosphor elements. The EL color display can be formed based on the EL display formation process disclosed in international application PCT/US88/01680 to Barrow et al. incorporated herein by reference. Referring to 25 Figure 16B, each EL element 424 is divided into single color elements such as red 476 and 482, green 478 and blue 480.

30 To illuminate a single color element for a given EL element 424, the drive circuit causes an electric field to be formed between one of the bottom electrodes 462 and the transparent electrode 419. For a selected illuminated single color

-44-

element, the light emitting centers of the phosphor are impact excited by the flow of hot electrons through the phosphor layer when the electric field exceeds a known threshold. As such, the pixels 422 5 can be selectively actuated to provide any illuminated color for that pixel group.

The active matrix pixel array employs transistors (TFTs) colocated with each pixel in the display to control the function of the pixel. As 10 applied to EL displays, the active matrix approach offers significant advantages including reduced power dissipation in the circuit panel and increased frequency at which the AC resonant driver can operate. The formation of a useful EL active matrix 15 requires TFTs that can operate at high voltages and high speeds. Single crystal silicon is preferred for achieving high resolution in a small (6inx6in or less) active matrix EL display.

In an EL display, one or more pixels are 20 energized by alternating current (AC) which is provided to each pixel by row and column interconnects connected to the drive circuitry. The efficient conduction of AC by the interconnects is limited by parasitic capacitance. The use of an 25 active matrix, however, provides a large reduction of the interconnect capacitance and can enable the use of high frequency AC to obtain more efficient electroluminescence in the pixel phosphor and increased brightness. In accordance with the 30 present invention, the TFTs that provide this advantage are formed in a single crystal wafer, such as bulk Si wafers, or thin-films of single crystal

-45-

or essentially single crystal silicon. These high quality TFTs are employed in an EL panel display, providing high speed and low leakage as well as supporting the high voltage levels needed for

5 electroluminescence.

In preferred embodiments, single crystal silicon formed on an insulator (SOI) is processed to permit the formation of high voltage circuitry necessary to drive the EL display. More

10 specifically, thin-film single crystal silicon formed by the ISE process or other SOI processes allows for fabrication of high voltage DMOS circuitry for the TFTs as well as low voltage CMOS circuitry for the drivers and other logic elements.

15 The DMOS/CMOS drive circuitry configuration for controlling an EL monochrome display is illustrated in Figures 16C-16D. Each active matrix EL pixel circuit 425 includes a CMOS and DMOS transistor (TFTs) 421a and 421b respectively. The capacitors 426a, 426b and 426c represent the parasitic and blocking capacitors normally present in an AC EL structure. Despite its complicated appearance, each pixel circuit 425 should actually occupy only a small fraction of the pixel area even with array

20 densities of up to 1000 lines/inch. The drive circuitry for an EL monochrome display is shown for simplicity purposes only. For an EL color display, the drive circuitry for each pixel would comprise three pixel circuits 425 selectively activated to

25 drive the red, green or blue color elements.

30 Referring to Figure 16C, there are two unique aspects of the pixel circuit 425. The first is that

-46-

the use of the DMOS transistor 421b on the output of the drive circuit allows the EL display to be driven with an AC drive signal at 428. This feature can be appreciated by considering just the DMOS transistor.

5 Referring to Figure 16D, an equivalent circuit for a DMOS transistor 421b includes an NMOS device X1 with a shunting diode D1. If the gate on the NMOS transistor X1 is raised to the threshold voltage above the source, current will flow through 10 the transistor X1 during the positive AC drive pulse. The presence of the shunt diode D1 allows current to flow in the reverse direction regardless of the gate voltage, so that with a high gate voltage, current flows through the transistor X1 15 during both the positive and negative transitions. The EL layer 429 is therefore being excited and will be illuminated as long as the gate is held high. If the gate is held low, that is at a voltage below the threshold voltage  $V_t$ , then the transistor X1 will 20 not conduct during the positive drive pulse. Thus, the EL layer 429 will only see a series of negative pulses and will charge to the pulse potential during the first negative pulses and be prevented from discharging during the positive pulse by the 25 rectifying behavior of the diode D1. Therefore, after a single brief illumination period, the EL layer 429 will remain passive since the total voltage across it and its isolation capacitors 426b and 426c remains constant.

30 Referring back to Figure 16C, the second unique feature of the circuit 425 is that it can be controlled by only two wires. The second feature is

-47-

achieved in the present invention through the use of a p-channel MOS transistor 421a, and a diode 427. The diode 427 may be fabricated as a lateral or vertical structure and would not add significantly 5 to the overall area or complexity. The diode 427 is needed because the NMOS transistor 421a is a symmetric device and would otherwise discharge the capacitor 426a during the illuminate period rendering the circuit and display inoperable.

10 To insure the performance of the circuit 425, a circuit analysis was performed. The circuit 425 operates by first charging the capacitors 426a by applying a low signal to the select line 413 (0 volts) in the analysis and then raising the data line 411 to the desired voltage (in a range from 0.5 to 2 volts in this analysis). After the charging sequence, the capacitor 426a will be charged to a voltage approximately equal to the difference 15 between the data and select line signal levels and minus the diode 427 forward voltage drop. To turn on the output transistor 421b, the select line 413 is first increased to about 1 volt and the data line 411 is ramped from -2 volts to 0 volts. The output transistor 421b remains on for a time which is 20 directly proportional to the voltage that was stored on the capacitor 426a. In this way, grey scale is 25 achieved by the circuit 425.

A preferred EL display formation process includes the formation of a single crystal silicon 30 film, fabrication of active matrix circuitry on the silicon film and integration of EL materials to form the emissive elements. To that end, Figures 17A-17K

-48-

illustrate the Isolated Silicon Epitaxy (ISE) process to form a silicon-on-insulator (SOI) film as well as a process for fabricating high voltage DMOS devices and low voltage CMOS devices on the ISE film 5 to form circuit panel circuitry. Note that while the ISE process is shown herein, any number of techniques can be employed to provide a thin-film of single crystal Si.

An SOI structure, such as that shown in Figure 10 17A, includes a substrate 430 and an oxide 432 (such as, for example  $\text{SiO}_2$ ) that is grown or deposited on the substrate 430. A polycrystalline silicon film is deposited on the oxide 432, and the poly-Si film is capped with a capping layer 436 (such as for 15 example,  $\text{SiO}_2$ ). The structure is then heated near melting point, and a thin movable strip heater (Figure 4) is scanned above the top surface of the wafer. The heater melts and recrystallizes the silicon film that is trapped between the oxide 20 layers, resulting in a full area single crystal silicon film 434.

A thin single crystal layer of silicon 434 is thus formed over the oxide 432 such that the oxide (or insulator) is buried beneath the Si surface 25 layer. For the case of ISE SOI structures, after the capping layer is removed, the top layer is essentially single-crystal recrystallized silicon, from which CMOS circuits can be fabricated. The use of a buried insulator provides devices having higher 30 speeds than can be obtained in conventional bulk material. Circuits containing in excess of 1.5

-49-

5 million CMOS transistors have been successfully fabricated in ISE material.

As shown in Figure 17B, the silicon film 434 is patterned to define discrete islands 437 and 438 for each pixel. An oxide layer 435 is then formed over 10 the patterned regions including channels 448 between the islands 437 and 438. A twin well diffusion process is then employed to form both p and n wells. To form n wells, silicon nitride islands 439 are 15 formed to isolate those islands 438 designated to be p wells (Figure 17C). The remaining islands 437 are subsequently implanted with an n-type dopant 440 to form n wells 441. To form p wells, a thick oxide layer 442 is grown over the n wells to isolate those 20 islands from the p-type dopant 443, and the silicon nitride islands are removed (Figure 17D). The non-isolated islands are then implanted with the p-type dopant 443 to form p wells 444.

Following the twin well formation, a thick oxide film is grown over the surface of the silicon 25 islands 441 and 444 to form active area regions. More specifically, the oxide layer 446 is etched to a relatively even thickness and silicon nitride islands 447 are deposited thereon (Figure 17E). Next, a thick oxide film is grown around the surface 30 of the silicon islands 441 and 444 to form active area regions 450 between the thick LOCOS field oxide regions 451 (Figure 17F). Polysilicon is then deposited and patterned to form the gates 453 of the high voltage DMOS devices and the gates 454 of the 35 low voltage CMOS devices (Figure 17G). Note that the gate 453 of the DMOS device extends from the

-50-

active area region 450 over the field oxide region 451. The edge of the gate 453 which is over the active region 450 is used as a diffusion edge for the p-channel diffusion, while the portion of the 5 gate which is over the field oxide region 451 is used to control the electric field in the n well drift region.

Following the channel diffusion, the n-channel and p-channel source 456, 459 and drain regions 457, 10 460 are formed using arsenic and boron implantation (Figures 17H-17J). Next, a borophosphorosilicate glass (BPSG) flow layer 458 is formed and openings are formed through the BPSG layer 458 to contact the source 456, the drain 457 and the gate 453 of the 15 DMOS device as well as the source 459 and the drain 460 of the CMOS device (Figure 17K). Further, a patterned metallization 462 of aluminum, tungsten or other suitable metal is used to connect the devices to other circuit panel components. The preferred 20 process comprises nine masks and permits fabrication of both high voltage DMOS and low voltage CMOS devices.

The high voltage characteristics of the DMOS devices depend on several dimensions of the 25 structure as well as the doping concentrations of both the diffused p-channel and n-well drift region. The important physical dimensions are the length of the n-well drift region, the spacing between the edge of the polysilicon gate in the active region 30 and the edge of the underlying field oxide, and the amount of overlap between the polysilicon gate over the field oxide and the edge of the field oxide.

The degree of current handling in the DMOS devices is also a function of some of these parameters as well as a function of the overall size of the device. Since a preferred embodiment includes a 5 high density array (1M pixels/in<sup>2</sup>), the pixel area, and hence the transistor size, is kept as small as possible.

Referring to Figure 17L, the circuit panel can 10 optionally be removed from the substrate 430 and transferred to a glass plate 431 upon which EL phosphors have been formed. The removal process can comprise CEL, CLEFT or back etching and/or lapping as previously described in earlier embodiments.

Figures 18A-18D illustrate the details of the 15 fabrication process of an electroluminescent color display. As stated earlier, this fabrication process is based on the EL color display formation process disclosed in international application PCT/US88 01680 to Barrows *et al.* incorporated herein 20 by reference. The EL display formation process, whether for a monochrome or color display, comprises the sequential deposition of layers of an emissive thin-film stack. The phosphor layers are patterned such that each color pixel includes red, green and 25 blue phosphor elements. The red color is obtained by filtering a yellow ZnS:Mn phosphor layer so as to only select the red component. The green and blue phosphor elements have components other than Mn for emitting in the desired spectral regions.

30 The first layer of the EL display is the bottom electrode. In a preferred EL display formation process, the bottom electrode comprises the source

or drain metallization of the transistor in the drive circuit. This electrode may be optimized for high reflection of the desired wavelength to increase the luminous efficiency of the EL panel.

5 Referring to Figure 18A, the fabrication process begins with the deposition of the bottom insulator 423, preferably covering the entire surface of the active matrix of the circuit panel 414. The first color phosphor layer 476 is then deposited onto the  
10 active matrix and patterned. A first etch stop layer 477 is deposited, and a second color phosphor layer 478 is deposited and patterned over the stop layer (Figure 18B). A second etch stop layer 479 is deposited, and a third color phosphor layer 480 is  
15 deposited and patterned over the second stop layer.

Referring to Figure 18C, the array of patterned phosphor layers 416 is then coated with the top insulator 417. The two insulating layers 417 and 423 are then patterned to expose the connection  
20 points between the top electrodes and the active matrix circuit panel, and also to remove material from areas which external connections will be made to the drive logic. The top electrode 419 formed of an optically transparent material such as indium tin  
25 oxide is then deposited and patterned over the top insulator 417 (Figure 18D). The deposition of the top electrode serves to complete the circuit between the phosphors 416 and the active matrix circuitry 414. A red filter 482 is then deposited and  
30 patterned over the red pixels, or alternatively is incorporated on a seal cover plate if a cover is used. The red filter 482 transmits the desired red

-53-

portion of the ZnS:Mn phosphor (yellow) output to produce the desired red color.

Alternatively, the EL thin-film stack may be formed on a glass or other substrate to which the 5 active matrix circuit panel is transferred by the aforementioned transfer processes. Yet another option comprises the transfer of both the circuit panel and the EL stack to another material such as a curved surface of a helmet-mounted visor.

10 A preferred process for transferring and adhering thin-films of silicon from its support substrate to a different material is illustrated in Figures 19A-19B. This process may be employed for transferring a circuit panel formed in thin-film 15 silicon (Fig.s 17A-17L) or an entire EL display (Fig.s 18A -18D) and adhering it to a different material such as glass or a curved surface of a material.

20 Referring to Figure 19A, the starting structure is a silicon wafer 500 upon which an oxide layer 516 and a thin film of single crystal silicon 514 is formed using any of the previously described techniques, such as ISE or CLEFT. A plurality of 25 circuits 511 such as pixel electrodes, TFTs, drivers and logic circuits are then formed in the thin-film silicon 514. The SOI processed wafer is then attached to a superstrate 512, such as glass or other transparent insulator or a curved surface of a material, using an adhesive 520.

30 The wafer is then cleaned and the native oxide is etched off the back surface 518. The wafer is

-54-

put into a solution (KOH or equivalent). The etchant has a very low etch rate on oxide, so that as the substrate is etched away and the buried oxide is exposed, the etching rate goes down. The 5 selectivity of the silicon etch rate in KOH versus the oxide etch rate in KOH is very high (200:1). This selectivity, combined with the uniformity of the silicon etching, allows the etcher to observe the process and to stop in the buried oxide layer 10 516' without punching through to the thin silicon layer 514 above it. Wafers up to 25 mils thick and oxides as thin as 4000A have been successfully etched using this process. An alternative etchant is hydrazine which has a different etch rate 15 selectivity.

The thin film 514 transferred to the glass 512 is now rinsed and dried. If not already provided with the circuitry 511, it can be backside circuit processed. Also, if desired, the film can be 20 transferred to another substrate and the glass superstrate can be etched off, allowing access to the front side of the wafer for further circuit processing.

Figures 20A-20B illustrate an alternative 25 silicon thin-film transfer process in which GeSi is used as an intermediate etch stop layer. Referring to Fig. 20A, in this process, a silicon buffer layer 526 is formed on a single crystal silicon substrate 528 followed by a thin GeSi layer 524 and a thin 30 single crystal silicon device or circuit layer 532; using well-known CVD or MBE growth systems.

-55-

The layer 532 is then IC processed in a manner previously described to form circuits such as TFTs 600 or pixel electrodes 602. Next, the processed wafer is mounted on a glass or other support 680 using an epoxy adhesive. The epoxy fills in the 5 voids formed by the previous processing and adheres the front face to the superstrate 680.

Next, the original silicon substrate 528 and the silicon buffer 526 are removed by etching with KOH, which does not affect the GeSi layer 524 (Fig. 10 20B). Finally, the GeSi layer 524 is selectively etched away which does not affect the silicon film 522.

-56-

CLAIMS

1. A method of fabricating a panel display comprising:
  - a) forming a single crystal semiconductor material on a supporting substrate;
  - 5 b) forming an array of transistors and an array of pixel electrodes in or on the single crystal material to form a circuit panel such that each pixel is actuatable by one of the transistors; and
  - 10 c) positioning a light transmitting material adjacent to the circuit panel such that an electric field or signal generated by each pixel alters a light transmitting property of the material.
- 15 2. The method of Claim 1 wherein step a) comprises forming a non-single crystal semiconductor material on the supporting substrate; and crystallizing the non-single crystal semiconductor material to form a single crystal material.
- 20 3. The method of Claim 2 wherein the single crystal semiconductor material is an essentially single crystal semiconductor material.
- 25 4. The method of Claim 1 step a) further comprises transferring the single crystal material from

-57-

the supporting substrate onto an optically transmissive substrate.

5. The method of Claim 1 further comprising forming a driver circuit in or on the single crystal semiconductor material such that each transistor is electrically connected to the driver circuit.
10. The method of Claim 4 wherein the transferring step further comprises chemically etching the substrate from the single crystal material.
15. The method of Claim 4 wherein the transferring step further comprises bonding the circuit panel to the optically transmissive substrate.
8. The method of Claim 1 wherein the light transmitting material comprises liquid crystal.
9. The method of Claim 1 wherein the light transmitting material is an electroluminescent material.
10. A panel display comprising:  
20 a supporting substrate;  
a circuit panel secured to the substrate and comprising an array of transistors and an array of pixel electrodes each electrode being electrically connected to one of the  
25 transistors;

5 a light transmitting material positioned adjacent to the circuit panel such that an electric field or signal generated by each pixel and applied to the material alters a light transmitting property thereof; and

10 a driver circuit electrically connected to the circuit panel to actuate the pixels.

11. The panel display of Claim 12 wherein the single crystal semiconductor material comprises silicon.

12. The panel display of Claim 13 wherein the single crystal semiconductor material is an essentially single crystal semiconductor material.

15 13. The panel display of Claim 10 wherein the transistor array and pixel electrode array are formed in or on a thin film layer of the single crystal semiconductor material.

20 14. The panel display of Claim 10 further comprising a bonding material for bonding the circuit panel to an optically transmissive substrate.

25 15. The panel display of Claim 10 further comprising an optically transmissive array of electrodes positioned over the light transmitting material, each optically

-59-

transmissive electrode being electrically connected to one of the transistors.

16. The panel display of Claim 10 wherein the light transmitting material comprises liquid crystal.

5 17. The panel display of Claim 10 wherein the light transmitting material comprises an electroluminescent material.

18. A method of fabricating a panel display comprising:

10 a) forming a single crystal semiconductor material over a supporting substrate;

b) forming an array of transistors and an array of pixel electrodes in or on the single crystal material to form a circuit panel of pixels such that each pixel is actuatable by at 15 least one transistor; and

20 c) positioning an emissive material within each pixel such that an electric field or signal generated at each pixel causes light emission by the material.

19. The method of Claim 18 wherein step a) comprises forming a non-single crystal semiconductor material over the supporting substrate; and

25 crystallizing the non-single crystal semiconductor material to form an essentially single crystal material.

-60-


20. The method of Claim 18 further comprising forming a drive circuit in or on the essentially single crystal material such that each transistor is electrically connected to the drive circuit.
21. The method of Claim 18 further comprising positioning an optically transmissive electrode array over the emissive material such that the electric field generated at each pixel lies between an optically transmissive electrode and a pixel electrode.
22. The method of Claim 18 step a) further comprises a transferring step in which the single crystal material is transferred from the supporting substrate onto an optically transmissive substrate.
23. The method of Claim 22 wherein the transferring step comprises the step of removing the supporting substrate by chemically etching it from the single crystal material.
24. The method of Claim 22 wherein the single crystal material is transferred onto a curved surface of an optically transmissive substrate.
25. The method of Claim 22 wherein the transferring step further comprises bonding the circuit panel to the optically transmissive substrate.

-61-

26. The method of Claim 18 wherein the emissive material comprises an electroluminescent material.
27. A panel display comprising:
  - 5 a supporting substrate;
  - a circuit panel of pixels secured to the substrate and comprising an array of transistors and an array of pixel electrodes, each pixel electrode being electrically connected to at least one transistor, each transistor comprising source, drain and channel regions formed in or on a thin film of single crystal semiconductor material;
  - 10 an emissive material positioned within each pixel such that an electric field or signal generated by a transistor within each pixel causes light emission by the material; and
  - 15 a driver circuit electrically connected to the circuit panel for actuating the pixels.
28. The panel display of Claim 27 further comprising an optically transmissive array of electrodes positioned over the electroluminescent material, each optically transmissive electrode being electrically connected to one of the transistors.
29. The panel display of Claim 27 wherein the single crystal semiconductor material comprises silicon.


-62-

30. The panel display of Claim 27 wherein the single crystal semiconductor material is an essentially single crystal semiconductor material.
- 5 31. The panel display of Claim 27 wherein the transistors are capable of operating at an excitation frequency of more than about 5000 Hz and less than about 10,000 Hz.
- 10 32. The panel display of Claim 27 further comprising a drive circuit formed in the thin film of single crystal material, the drive circuit being electrically connected to the transistors such that the drive circuit is capable of selectively actuating each pixel by actuating associated transistors, the associated pixel electrode connected to each actuated transistor producing an electric field across the emissive material.
- 15 33. The panel display of Claim 27 wherein the emissive material comprises an electroluminescent material.
- 20 34. The panel display of Claim 33 wherein the electroluminescent material comprises a plurality of regions, each region emitting at a different color.
- 25 35. The panel display of Claim 37 wherein the supporting substrate comprised an optically transmissive material such as glass or plastic.



SUBSTITUTE SHEET

FIG. 1B



3/24




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D

4/24




FIG. 2E




FIG. 2F




FIG. 2G




FIG. 2H

5/24




FIG. 2I




FIG. 2J




FIG. 2K




FIG. 2L

6/24




FIG. 3

7/24




FIG. 4




FIG. 5A




FIG. 5B

8/24




FIG. 6A





FIG. 6B

9/24



Variable,  $V_{ds}$   
Start 0.05 volts  
Stop 5.00 volts  
Step 4.95 volts  
 $W/L = 250/20$

FIG. 7A





FIG. 7B

10/24



Variable,  $V_g$   
Start 0 volts  
Stop 5 volts  
Step 1 volt  
 $W/L = 250/20$

FIG. 8A




FIG. 8B

11/24

FIG. 9A




FIG. 9B




FIG. 9C





FIG. 10A




FIG. 10B

SUBSTITUTE SHEET

12/24




FIG. 10C




FIG. 10D




FIG. 10E

13/24

FIG. 11A




FIG. 11B




FIG. 11C




FIG. 11D





FIG. 11E



SUBSTITUTE SHEET

FIG. 12A




FIG. 12B





FIG. 12C



15/24

FIG. 13A




FIG. 13B





FIG. 13C

16/24




FIG. 14A




FIG. 14B

17/24






FIG. 15


18/24

Fig. 31





20/24



21/24



FIG. 17A




FIG. 17B




Fig. 21

FIG. 17C

↓ ↓ ↓ ↓ ↓

442 Gitterpunkt 0

441 430

443 Koordinaten der Bilddaten

444 0

445 1

446 2

447 8

448 9

449 10

450 11

451 12

452 13

453 14

454 15

455 16

456 17

457 18

458 19

459 20

460 21

461 450

462 451

463 452

464 453

465 454

466 455

467 456

468 457

469 458

470 459

471 460

472 461

473 462

474 463

475 464

476 465

477 466

478 467

479 468

480 469

481 470

482 471

483 472

484 473

485 474

486 475

487 476

488 477

489 478

490 479

491 480

492 481

493 482

494 483

495 484

496 485

497 486

498 487

499 488

500 489

501 490

502 491

503 492

504 493

505 494

506 495

507 496

508 497

509 498

510 499

511 500

512 501

513 502

514 503

515 504

516 505

517 506

518 507

519 508

520 509

521 510

522 511

523 512

524 513

525 514

526 515

527 516

528 517

529 518

530 519

531 520

532 521

533 522

534 523

535 524

536 525

537 526

538 527

539 528

540 529

541 530

542 531

543 532

544 533

545 534

546 535

547 536

548 537

549 538

550 539

551 540

552 541

553 542

554 543

555 544

556 545

557 546

558 547

559 548

560 549

561 550

562 551

563 552

564 553

565 554

566 555

567 556

568 557

569 558

570 559

571 560

572 561

573 562

574 563

575 564

576 565

577 566

578 567

579 568

580 569

581 570

582 571

583 572

584 573

585 574

586 575

587 576

588 577

589 578

590 579

591 580

592 581

593 582

594 583

595 584

596 585

597 586

598 587

599 588

600 589

601 590

602 591

603 592

604 593

605 594

606 595

607 596

608 597

609 598

610 599

611 600

612 601

613 602

614 603

615 604

616 605

617 606

618 607

619 608

620 609

621 610

622 611

623 612

624 613

625 614

626 615

627 616

628 617

629 618

630 619

631 620

632 621

633 622

634 623

635 624

636 625

637 626

638 627

639 628

640 629

641 630

642 631

643 632

644 633

645 634

646 635

647 636

648 637

649 638

650 639

651 640

652 641

653 642

654 643

655 644

656 645

657 646

658 647

659 648

660 649

661 650

662 651

663 652

664 653

665 654

666 655

667 656

668 657

669 658

670 659

671 660

672 661

673 662

674 663

675 664

676 665

677 666

678 667

679 668

680 669

681 670

682 671

683 672

684 673

685 674

686 675

687 676

688 677

689 678

690 679

691 680

692 681

693 682

694 683

695 684

696 685

697 686

698 687

699 688

700 689

701 690

702 691

703 692

704 693

705 694

706 695

707 696

708 697

709 698

710 699

711 700

712 701

713 702

714 703

715 704

716 705

717 706

718 707

719 708

720 709

721 710

722 711

723 712

724 713

725 714

726 715

727 716

728 717

729 718

730 719

731 720

732 721

733 722

734 723

735 724

736 725

737 726

738 727

739 728

740 729

741 730

742 731

743 732

744 733

745 734

746 735

747 736

748 737

749 738

750 739

751 740

752 741

753 742

754 743

755 744

756 745

757 746

758 747

759 748

760 749

761 750

762 751

763 752

764 753

765 754

766 755

767 756

768 757

769 758

770 759

771 760

772 761

773 762

774 763

775 764

776 765

777 766

778 767

779 768

780 769

781 770

782 771

783 772

784 773

785 774

786 775

787 776

788 777

789 778

790 779

791 780

792 781

793 782

794 783

795 784

796 785

797 786

798 787

799 788

800 789

801 790

802 791

803 792

804 793

805 794

806 795

807 796

808 797

809 798

810 799

811 800

812 801

813 802

814 803

815 804

816 805

817 806

818 807

819 808

820 809

821 810

822 811

823 812

824 813

825 814

826 815

827 816

828 817

829 818

830 819

831 820

832 821

833 822

834 823

835 824

836 825

837 826

838 827

839 828

840 829

841 830

842 831

843 832

844 833

845 834

846 835

847 836

848 837

849 838

850 839

851 840

852 841

853 842

854 843

855 844

856 845

857 846

858 847

859 848

860 849

861 850

862 851

863 852

864 853

865 854

866 855

867 856

868 857

869 858

870 859

871 860

872 861

873 862

874 863

875 864

876 865

877 866

878 867

879 868

880 869

881 870

882 871

883 872

884 873

885 874

886 875

887 876

888 877

889 878

890 879

891 880

892 881

893 882

894 883

895 884

896 885

897 886

898 887

899 888

900 889

901 890

902 891

903 892

904 893

905 894

906 895

907 896

908 897

909 898

910 899

911 900

912 901

913 902

914 903

915 904

916 905

917 906

918 907

919 908

920 909

921 910

922 911

923 912

924 913

925 914

926 915

927 916

928 917

929 918

930 919

931 920

932 921

933 922

934 923

935 924

936 925

937 926

938 927

939 928

940 929

941 930

942 931

943 932

944 933

945 934

946 935

947 936

948 937

949 938

950 939

951 940

952 941

953 942

954 943

955 944

956 945

957 946

958 947

959 948

960 949

961 950

962 951

963 952

964 953

965 954

966 955

967 956

968 957

969 958

970 959

971 960

972 961

973 962

974 963

975 964

976 965

977 966

978 967

979 968

980 969

981 970

982 971

983 972

984 973

985 974

986 975

987 976

988 977

989 978

990 979

991 980

992 981

993 982

994 983

995 984

996 985

997 986

998 987

999 988

1000 989

FIG. 17D




FIG. 17E

22/24




FIG. 17G




FIG. 17H




FIG. 17I




FIG. 17J




FIG. 17K




FIG. 17L

23/24




FIG. 18A




FIG. 18B




FIG. 18C




FIG. 18D

24/24




FIG. 19A




FIG. 19B




FIG. 20A




FIG. 20B

## INTERNATIONAL SEARCH REPORT

PCT/US 91/09770

International Application No

I. CLASSIFICATION OF SUBJECT MATTER (If several classification symbols apply, indicate all)<sup>6</sup>

According to International Patent Classification (IPC) or to both National Classification and IPC

Int.Cl. 5 G02F1/136; H05B33/12

## II. FIELDS SEARCHED

Minimum Documentation Searched<sup>7</sup>

Classification System	Classification Symbols		
Int.Cl. 5	G02F ;	H01L ;	H05B

Documentation Searched other than Minimum Documentation  
to the Extent that such Documents are Included in the Fields Searched<sup>8</sup>III. DOCUMENTS CONSIDERED TO BE RELEVANT<sup>9</sup>

Category <sup>10</sup>	Citation of Document, <sup>11</sup> with indication, where appropriate, of the relevant passages <sup>12</sup>	Relevant to Claim No. <sup>13</sup>
X	PATENT ABSTRACTS OF JAPAN vol. 12, no. 276 (P-737)30 July 1988 & JP,A,63 055 529 ( NEC ) 10 March 1988 see abstract	1,3,4,8
Y	---	6,7,18, 21,22
X	PATENT ABSTRACTS OF JAPAN vol. 13, no. 228 (P-877)26 May 1989 & JP,A,1 038 727 ( NEC ) 9 February 1989 see abstract	10-13, 15,16
Y	---	17, 27-30, 33,35
Y	US,A,4 883 561 (GMITTER) 28 November 1989 cited in the application see abstract	6,7
	---	-/-

<sup>10</sup> Special categories of cited documents:

- <sup>A</sup> document defining the general state of the art which is not considered to be of particular relevance
- <sup>E</sup> earlier document but published on or after the international filing date
- <sup>L</sup> document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- <sup>O</sup> document referring to an oral disclosure, use, exhibition or other means
- <sup>P</sup> document published prior to the international filing date but later than the priority date claimed

<sup>11</sup> T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention<sup>12</sup> X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step<sup>13</sup> Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art<sup>14</sup> & document member of the same patent family

## IV. CERTIFICATION

Date of the Actual Completion of the International Search

3

10 APRIL 1992

Date of Mailing of this International Search Report

19.05.92

International Searching Authority

EUROPEAN PATENT OFFICE

Signature of Authorized Officer

WONGEL H.



III. DOCUMENTS CONSIDERED TO BE RELEVANT		(CONTINUED FROM THE SECOND SHEET)
Category	Citation of Document, with indication, where appropriate, of the relevant passages	Relevant to Claim No.
Y	US,A,4 266 223 (FRAME) 5 May 1981  see column 1, line 66 - column 2, line 17; figures 1,2 ---	17,18, 21,22, 27-30, 33,35
A	US,A,4 727 047 (BOZLER) 23 February 1988 cited in the application see column 16, line 4 - line 40; figure 25 ---	1,2
A	EP,A,0 151 508 (THE SECRETARY OF STATE) 14 August 1985 see page 15 - page 17 ---	1

ANNEX TO THE INTERNATIONAL SEARCH REPORT  
ON INTERNATIONAL PATENT APPLICATION NO. US 9109770  
SA 55540

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information. 10/04/92

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
US-A-4883561	28-11-89	US-A-	4846931	11-07-89
US-A-4266223	05-05-81	CA-A- CA-A- DE-A- FR-A- GB-A,B GB-A,B	1142631 1155209 2949332 2443730 2035649 2063544	08-03-83 11-10-83 26-06-80 04-07-80 19-06-80 03-06-81
US-A-4727047	23-02-88	US-A- DE-A- EP-A,B EP-A- EP-A- EP-A,B EP-A- EP-A- EP-A- EP-A- JP-A- JP-A- WO-A- US-A-	4837182 3176676 0049286 0194495 0191503 0191504 0191505 0193830 0192280 2283014 2283077 8102948 4816420	06-06-89 07-04-88 02-03-88 17-09-86 20-08-86 20-08-86 20-08-86 10-09-86 27-08-86 20-11-90 20-11-90 15-10-81 28-03-89
EP-A-0151508	14-08-85	JP-A- US-A-	60181778 4808983	17-09-85 28-02-89